PATENT APPLICATION

ATTORNEY DOCKET NO. 10001840-1

IN THE

UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Roy R. Faget

Confirmation No.: 6474

CP. TRADEN Application No.: 09/505,382

Examiner: C. C. Do

Filing Date:

2/16/2000

Group Art Unit:

Title:

APPARATUS AND METHOD FOR SHARING DATA FET FOR A FOUR-V

MULTIPLEXER

40, CE18

COMMISSIONER FOR PATENTS Washington, D.C. 20231

TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

Sır:			
Tran	smitted herewith is/are the following in the above-ide	entified app	lication:
()	Response/Amendment	()	Petition to extend time to respond
()	New fee as calculated below	()	Supplemental Declaration
(X) (X)	No additional fee (Address envelope to "Box Non Other: REQUEST FOR RECONSIDERATION AFTER	-Fee Amend FINAL REJ	dments") ECTION (fee \$
(/\)	Ottlor:		

CLAIMS AS AMENDED BY OTHER THAN A SMALL ENTITY											
(7) ADDITIONAL FEES		(6) RATE		ÉNT	(5 PRESI EXT	4) NUMBER LY PAID FOR	HIGHEST	(3) NUMBER EXTRA	(2) CLAIMS REMAINING AFTER AMENDMENT	(1) FOR	
0		\$18	×	0	=	20		MINUS	20	TOTAL CLAIMS	
0	- 1	\$84	×	0	=	3		MINUS	3	INDEP. CLAIMS	
0	;	[] FIRST PRESENTATION OF A MULTIPLE DEPENDENT CLAIM + \$280									
0	;		1 MON 450.0			3RD MON \$930.00	MONTH 0.00		1ST MONTH \$110.00	EXTENSION FEE	
	\$	FEES	OTHER FEES								
0	TOTAL ADDITIONAL FEE FOR THIS AMENDMENT \$										

to Deposit Account 08-2025. At any time during the pendency of this 0 application, please charge any fees required or credit any overpayment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16 through 1.21 inclusive, and any other sections in Title 37 of the Code of Federal Regulations that may regulate fees. A duplicate copy of this sheet is enclosed.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit:

Typed Name:

Signature:

Respectfully submitted,

Rov R. Faget

Kelly T. Lee

Attorney/Agent for Applicant(s)

Reg. No. 47,743

Date: March 31, 2003

Telephone No.: (202) 442-3000

Rev 02/03 (TransAmd)

- Attach as First Page to Transmitted Papers -

. Docket No.: 10001840-1

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s):

Serial No.:

Filed:

Title:

Examiner: Chat C. Delle Center, 2003

APPARATUS AND METHOD FOR SHARING DATA FET FOR A FOUR-WAY MULTIPLEXER

mendment
Trademark Office
120231

Box Non-Fee Amendment

U.S. Patent and Trademark Office

Washington, DC 20231

REQUEST FOR RECONSIDERATION AFTER FINAL REJECTION

Sir:

In response to the February 4, 2003 Office Action, the following remarks are respectfully submitted:

REMARKS

Claims 1-20 are pending. Reconsideration and allowance of all pending claims is respectfully requested in view of the following remarks.

Claim Rejections Under 35 U.S.C. §102

Claims 1-20 are rejected under 35 U.S.C. §102 (b) over U.S. Patent 5,553,010 to Tanihira et al. (hereafter Tanihira). This rejection is respectfully traversed.

Tanihira is directed to a data shifting circuit capable of an original data width rotation and a double data width rotation. However, Tanihira does not disclose or suggest "wherein each data input uses a single transistor ... the shared data lines interfacing through a transistor on each of the logic gates to provide a portion of the data inputs for each of the logic gates by connecting data inputs among the plurality of logic gates, ... wherein each of the logic gates receives one data input using the single transistor for the data input and receives other data inputs from the plurality of shared data lines" as recited in claim 1.

The Examiner concedes on page 5 of the Office Action that Tanihira does not explicitly show a transistor receiving an input data. The Examiner asserts that "[i]t is known in the art that an AND gates are structured by transistors, and an input received by an AND gate as shown by Tanihira et al. must goes through a transistor as claimed." Applicants respectfully traverse. Prior art multiplexers and their disadvantages are described in the